Please use this identifier to cite or link to this item: https://repositori.mypolycc.edu.my/jspui/handle/123456789/9081
Full metadata record
DC FieldValueLanguage
dc.contributor.authorJabatan Kejuruteraan Elektrik (JKE)-
dc.date.accessioned2026-03-31T03:44:48Z-
dc.date.available2026-03-31T03:44:48Z-
dc.date.issued2018-04-04-
dc.identifier.urihttps://repositori.mypolycc.edu.my/jspui/handle/123456789/9081-
dc.descriptionKertas ini mengandungi LIMA (5) halaman bercetak. Bahagian A: Struktur (4 soalan) Bahagian B: Esei (2 soalan) Dokumen sokongan yang disertakan : Tiadams_IN
dc.language.isoenms_IN
dc.publisherBAHAGIAN PEPERIKSAAN DAN PENILAIAN, JPPKKms_IN
dc.subjectShort-channel effectsms_IN
dc.subjectSmall-signal modelms_IN
dc.subjectCMOS inverterms_IN
dc.titleCmos Intergrated Circuit Designms_IN
dc.title.alternativeDEE6113ms_IN
Appears in Collections:Exam Paper Collections

Files in This Item:
File Description SizeFormat 
JKE DEE6113-CMOS INTERGRATED CIRCUIT DESIGN- 4 APRIL 2018.pdf3.19 MBAdobe PDFThumbnail
View/Open


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.