DIGITAL E L E C T R O N I C S

PREPARED FOR

JKE, PTSS

PREPARED BY

SURAYA BINTI ABU SEMAN FARIZA BINTI ISHAK AZMAN BIN MAT HUSSIN

EDITOR

SURAYA BINTI ABU SEMAN FARIZA BINTI ISHAK AZMAN BIN MAT HUSSIN

WRITER


SURAYA BINTI ABU SEMAN FARIZA BINTI ISHAK AZMAN BIN MAT HUSSIN

DESIGNER

SURAYA BINTI ABU SEMAN FARIZA BINTI ISHAK AZMAN BIN MAT HUSSIN

FIRST PUBLISHED 2023

All rights reserved. No part of this publication may be reproduced, distributed, or transmitted in any form or by any means, including photocopying, recording, or other electronic or mechanical method, without the prior written permission of publisher, except in the case of brief quotations embodied in critical reviews and certain other noncommercial uses permitted by copyright law.



ACKNOWLEDGE

Alhamdulillah, by the name of Allah the most gracious and the most merciful. We are thankful to Him that with His mercy and guidance in giving us patient, strength and courage to complete this Digital Electronics e-book.

We would like to express millions of thanks to our Head Department of Electrical Engineering, Mr. Shaffie Bin Husin for all his support in completing this e-book.

Besides that, we would like to express our deep gratitude to our families for their continuous support and understanding.

Last but not least, we would like also to acknowledge our sincere gratitude to all friends who helped us directly or indirectly to finish up this e-book. Only Allah can repay all the kindness. Thank you

ABSTRACT


This e-book strives to provide students with a comprehension of the fundamental operating principles in digital electronics. The content of this e-book is crafted in accordance with the polytechnic syllabus designed for Electrical and Electronic Engineering students enrolled in the Digital Electronics course.

The e-book is structured around three main topics. The first delves into theoretical explanations, focusing on the basic number system. The second topic delves into the operations of Boolean Algebra, while the third elucidates the functioning of flip-flops. Each topic is complemented with tutorials and associated questions designed to assist students in mastering the concepts presented within each subject area.

.


TABLE OF CONTENTS

	ACKNOWLEDGE	I
2	ABSTRACT	II
3	TOPIC 1: NUMBER AND CODE SYSTEM REVIEW QUESTION 3	1 81
4		33 53
5		55 1
6	REFERENCES 7	/5



DECIMAL NUMBER SYSTEM (BASE 10)

The decimal numbering system, each position contains 10 different possible digits. The digits are 0,1,2,3,4,5,6,7,8 and 9. The weight in a decimal number is based on powers of 10.




Notes: MSB – most significant bit LSB – least significant bit

Decimal numbers can be expressed as the sum of the products of each digit times the colum value for that digit. Thus, the number 9240 can be expressed as

 $9240 = (9 \times 1000) + (2 \times 100) + (4 \times 10) + (0 \times 1)$



The binary system with its two digits is base two system. The two binary digits (bits) are 1 and 0. The weight in a binary number is based on powers of 2.



BINARY TO DECIMAL CONVERSION

SUM-OF-WEIGHT-METHODS

One way to find the binary number that is equivalent to a given decimal number is to determine the set of binary weight whose sum is equal to the decimal number.

2 ⁷	2 ⁶	2 ⁵	24	2 ³	2 ²	2 ¹	2 ⁰	2 -1	2 -2	2 -3
128	64	32	16	8	4	2	1	0.5	0.25	0.125

EXAMPLE 1:

Convert the binary number 1101101 to decimal. Solution:

Weight	27	2 ⁶	2 ⁵	24	2 ³	2 ²	21	2 ⁰
	128	64	32	16	8	4	2	1
Binary number		1	1	0	1	1	0	1

∴ 1101101 = 64 + 32 + 8 + 4 + 1 = **109**

EXAMPLE 2:

Convert the binary number 0.101 to decimal.

Solution:

		2 ⁻¹	2 ⁻²	2 -3
0		0.5	0.25	0.125
0	•	1	0	1

0.101= 0.5 + 0.125=0.625

DECIMAL TO BINARY CONVERSION

REPEATED DIVISION BY 2 METHODS


One way to convert the decimal number to binary, begin by dividing decimal number by 2. Then divide each resulting quotient by 2 until there is a 0 whole number quotient. The remainders generated by each division form the binary number.

That is equivalent to a given decimal number is to determine the set of binary weight whose sum is equal to the decimal number.



The first remainder to be produced is the LSB (least significant bit) in the binary number, and the last remainder to be produced is the MSB (Most significant).


EXAMPLE :



DECIMAL FRACTION TO BINARY CONVERSION

Decimal fractions can be converted to binary by repeated multiplication by 2.

EXAMPLE :



... The decimal fraction 0.3125 to binary is .0101

.


BINARY ARITHMETIC (ADDITION)

The four basic rules for adding binary digits (bits) are as follows

0+0 = 0; sum of 0 with a carry of 0+1 = 1; sum of 1 with a carry of 1+0 = 1; sum of 1 with a carry of 1+1 = 10; sum of 1 with a carry of



100 + 10




TOPIC 1; NUMBER & CODE SYSTEM

BINARY ARITHMETIC (SUBTRACTION)

The four basic rules for adding binary digits (bits) are as follows

0 - 0 = 0 1 - 1 = 0 1 - 0 = 1 10 -1 = 1; 0-1 with a borrow of **1**

EXAMPLE :



FIRST COMPLIMENT OF BINARY NUMBERS

The first complement of a binary number is found by changing all 1s to 0s and all 0s to 1s.


1	0	1	1	0	0	1	0	Binary number
\downarrow								
0	1	0	0	1	1	0	1	1's complement

SECOND COMPLIMENT OF BINARY NUMBERS

The second complement of a binary number is found by adding 1 to the LSB of the first complement


2's complement = 1's complement + 1

EXAMPLE :



SIGN NUMBERS

The left most bit in a signed binary number is teh sign bit, which tells you whether the number is **positive** or **negative**.



OCTAL NUMBER SYSTEM (BASE 8)

The hexadecimal number system has a base eight. The octal number system is composed of eight digits, which are

0, 1, 2, 3, 4, 5, 6, 7

To count above 7, begin another column and start over

10, 11, 12, 13, 14, 15, 16, 17

OCTAL TO DECIMAL CONVERSION

A octal number can be converted to its decimal equivalent by using the fact that each octal digit position has a weight is a power of 8

Weight	8 ⁶	8 ⁵	84	8 ³	8 ²	8 ¹	8 ⁰
	262,144	32,768	4096	512	64	8	1



OCTAL NUMBER SYSTEM

EXAMPLE :

Convert the octal number 2374 to decimal.

Solution:

.

8 ³	8 ²	8 ¹	8 ⁰			
512	64	8	1			
2	3	7	4			
2 x 512	3 x 64	7 x 8	4 x 1			
1024	1024 192 56		4			
Decimal 1024 + 192 + 56 + 4 = 1276 ₁₀						
	512 2 2 x 512 1024	512 64 2 3 2x 512 3x 64 1024 192	512 64 8 2 3 7 2x512 3x64 7x8 1024 192 56			

٠

.

.

TOPIC 1: NUMBER & CODE SYSTEM

OCTAL NUMBER SYSTEM


DECIMAL TO OCTAL CONVERSION

A method of converting a decimal number to an octal number is repeated division by 8 method

EXAMPLE :

Convert the decimal number 359 to octal

Solution:



OCTAL NUMBER SYSTEM (BASE 8)

DECIMAL TO OCTAL CONVERSION

To convert an octal number to a binary number, simply replace each digit with the appropriate **three bits**.

Octal Digit	0	1	2	3	4	5	6	7
Binary	000	001	010	011	100	101	110	111

EXAMPLE 1:

Convert each the following octal number to binary.

Solution:

Octal Digit	140				7526		
	1	4	0	7	5	2	6
Binary	001	100	000	111	101	010	110
	: 1						

 \mathbf{x}

OCTAL NUMBER SYSTEM (BASE 8)

BINARY TO OCTAL CONVERSION

The procedure is as follows:

- Start from right, group of three bits and moving to left
- Convert each 3-bit group to octal
- Add zeros to make a complete group

EXAMPLE 1:

a) 110 <mark>1</mark> 01	110	101	- 65
	6	5	= 65 ₈


EXAMPLE 2:

b) 101111001	101	111	001	- 571
	5	7	1	= 5/1 ₈

EXAMPLE 3:

c) 100 <mark>110</mark> 011010	100	110	011	010	=
	4	6	3	2	4632 ₈

EXAMPLE 4:



HEXADECIMAL NUMBER SYSTEM (BASE 16)

The hexadecimal number system has sixteen characters. The hexadecimal number system has a base of sixteen. The hexadecimal number system is described as a 16 digit number representation of numbers from 0 - 9 and digits from A - F.

In other words, the first 9 numbers or digits are represented as numbers while the next 6 digits are represented as symbols from A - F. Hexadecimal is very similar to the decimal number system that has a base number of 9.

Therefore, after 9 digits, the 10th digit is represented as a symbol - 10 as A, 11 as B, 12 as C, 13 as D, 14 as E, and 15 as F. Hence, the 16 digits are 1, 2, 3, 4, 5, 6, 7, 8, 9, A, B, C, D, E, F.

0, 1, 2, 3, 4, 5, 6, 7, 8, 9, A, B, C, D, E, F


How do you count in hexadecimal once you get to F?

10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 1A, 1B, 1C, 1D, 1E, 1F, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 2A, 2B, 2C, 2D, 2E, 2F,

HEXADECIMAL NUMBER SYSTEM (BASE 16)

BINARY TO HEXADECIMAL CONVERSION

Converting a binary number to hexadecimal is a straight forward procedure. Simply breaks the binary number into 4-bit groups, starting at the right-most bit and replace each 4 bit group with the equivalent hexadecimal symbol.





EXAMPLE 1:

Convert the binary number 10101011₂ into hexadecimal.

 $10101011_2 = 1010_2 | 1011_2$


From the table, we have

 $1010_2 = A_{16}$

 $1011_2 = B_{16}$

Thus, $10101011_2 = (AB)_{16}$


EXAMPLE 2:





HEXADECIMAL TO BINARY CONVERSION

The hexadecimal to binary conversion can occur in two methods - First, after the hexadecimal is converted to a decimal number, we convert the decimal number by using the division process to obtain the binary number. Second, we can directly use the hexadecimal to decimal to binary conversion table. Let us look at the steps of both methods.





EXAMPLE 1:

a) 10A4 ₁₆	1	0	А	4	= 0001 0000 1010 0100
Binary number	0001	0000	1010	0100	- 0001 0000 1010 0100

EXAMPLE 2:

b) CF8E ₁₆	C	F	8	E	= 1100 1111 1000 1110
Binary number	1100	1111	1000	1110	- 1100 1111 1000 1110

EXAMPLE 3:

c) 9742 ₁₆	9	7	4	2	= 1001 0111 0100 0010
Binary number	1001	0111	0100	0010	- 1001 0111 0100 0010



TOPIC 1: NUMBER & CODE SYSTEM



HEXADECIMAL TO DECIMAL CONVERSION

One way to find the decimal equivalent of a hexadecimal number is to first convert the hexadecimal number to binary and then convert from binary to decimal.

Example: Convert 7CF (hex) to decimal.

> Solution: Given hexadecimal number is 7CF. In hexadecimal system,

$$7 = 7$$

C = 12
F = 15

To convert this into a decimal number system, multiply each digit with the powers of 16 starting from units place of the number.

$$7CF = (7 \times 162) + (12 \times 161) + (15 \times 160)$$
$$= (7 \times 256) + (12 \times 16) + (15 \times 1)$$
$$= 1792 + 192 + 15$$
$$= 1999$$




DECIMAL TO HEXADECIMAL CONVERSION

Repeated division of a decimal number by 16 will produce the equivalent hexadecimal number, formed by remainders of the divisions.

Example: convert the decimal number 650 to hexadecimal by repeated division by 16.

Solution:





HEXADECIMAL ADDITION


When adding two hexadecimal numbers, use the following rules (Decimal numbers are indicated by a subscript 10)

In any given column of an addition problem, think of the two hexadecimal digits in terms of their decimal values. For instance, 516 = 510 and C16 = 1210.

If the sum of these two digits is 1510 or less, bring down the corresponding hexadecimal digit.

If the sum of these two digits is greater than 1510 bring down the amount of the sum that exceeds 1610 and carry a 1 to the next column.





Example: Add the following hexadecimal numbers:

 $\begin{array}{l} 1.\ 23_{16}+16_{16}\\ 2.\ 58_{16}+22_{16}\\ 3.\ 2B_{16}+84_{16}\\ 4.\ DF_{16}+AC_{16} \end{array}$

Solution:

٠

.

.

QUESTION	RIGHT COLUMN	LEFT COLUMN
$23_{16} + 16_{16}$ $+ 16_{16}$ 39_{16}	$3_{16} + 6_{16} = 3_{10} + 6_{10} = 9_{10} = 9_{16}$	$2_{16} + 1_{16} = 2_{10} + 1_{10} = 3_{10}$
$58_{16} + 22_{16}$ $+ 22_{16}$ $7 A_{16}$	$8_{16} + 2_{16} = 8_{10} + 2_{10} = 10_{10} = A_{16}$	$5_{16} + 2_{16} = 5_{10} + 2_{10} = 7_{10}$
$2B_{16} + 84_{16}$ + 2 B_{16} + 8 4_{16} A F_{16}	$B_{16} + 4_{16} = 11_{10} + 4_{10} = 15_{10} = 7_{16}$	$2_{16} + 8_{16} = 2_{10} + 8_{10} = 10_{10} = A_{16}$
$DF_{16} + AC_{16} DF_{16} + AC_{16} 18_{16} B_{16}$	$F_{16} + C_{16} = 15_{10} + 12_{10} = 27_{10}$ $27_{10} - 16_{10} = 11_{16} = B_{16}$ with a 1 carry	$D_{16} + A_{16} = 13_{10} + 10_{10} + 1 = 24_{10}$ $24_{10} - 16_{10} = 8_{10} = 8_{16} \text{ with a 1}$ carry


X

TOPIC 1: NUMBER & CODE SYSTEM

HEXADECIMAL NUMBER SYSTEM (BASE 16)


HEXADECIMAL SUBSTRACTION


Method 1:



TOPIC 1: NUMBER & CODE SYSTEM

.






BINARY CODED DECIMAL (BCD)

The binary coded decimal system is used to represent each of the 10 decimal digits (0 through 9) as a 4 bit binary code.

BCD 4-bit	Digit decimal
0000	0
0001	1
0010	2
0011	3
0100	4
0101	5
0110	6
0111	7
1000	8
1001	9

BCD TO BINARY NUMBER CONVERSION



.



Example: convert BCD number 0011 1001 0000 0110 to binary

Solution:

BCD 0011 1001 0000 0110 → Decimal 3906

decimal 3

3906

Binary 111101000010

211	210	2 ⁹	2 ⁸	27	2 ⁶	2 ⁵	24	2 ³	2 ²	2 ¹	2 ⁰
2048	1024	512	256	128	64	32	16	8	4	2	1
1	1	1	1	0	1	0	0	0	0	1	0

∴ 0011 1001 0000 0110 (BCD) = 111101000010₂



(AMERICAN STANDARD CODE FOR INFORMATION INTERCHANGE) ASCII CODE

To get information into and out of a computer, we need more than just numeric representations; we also have to take care of all the letters and symbols used in day-to-day processing. We need a special code to represent all alphanumeric data (letters, symbols and numbers).

The ASCII code uses 7 bits to represent all the alphanumeric data used in computer I/O.

ASCII TABLE

2	Null Start of heading Start of text	NUL	CTRL-@			Char	Dec	Hex	Char		Hex	Cha
2	Start of text	SOH		32	20	Space	64	40	۹	96	60	
3			CTRL-A	33	21	1	65	41	A	97	61	a
		STX	CTRL-B	34	22		66	42	в	98	62	ь
1	End of text	ETX	CTRL-C	35	23	#	67	43	С	99	63	С
-	End of xmit	EOT	CTRL-D	36	24	\$	68	44	D	100	64	d
5	Enquiry	ENQ	CTRL-E	37	25	%	69	45	E	101	65	e
5	Acknowledge	ACK	CTRL-F	38	26	8x	70	46	F	102	66	f
7	Bell							47	-		67	g
3	Backspace							48			68	h
9						,		49	-	105	69	i –
JA.	Line feed			42	2A	•		4A	J	106	6A	j
)B		VT	CTRL-K	43	2B	+	75	4B	К	107	6B	k
C		FF	CTRL-L	44	2C	,	76	4C	L	108	6C	1
D	Carriage feed	CR	CTRL-M	45	2D	-		4D	м	109	6D	m
)E	Shift out	SO	CTRL-N	46	2E		78	4E	N	110	6E	n
)F	Shift in	SI	CTRL-O	47	2F	/	79	4F	0	111	6F	0
10	Data line escape	DLE	CTRL-P	48	30	0	80	50	P	112	70	р
11	Device control 1	DC1	CTRL-Q	49	31	1	81	51	Q	113	71	q
12	Device control 2	DC2	CTRL-R	50	32	2	82	52	R	114		r
13	Device control 3	DC3	CTRL-S	51	33	-	83	53	s	115	73	s
14	Device control 4	DC4	CTRL-T	52	34		84	54	т	116	74	t
15	Neg acknowledge	NAK	CTRL-U	53	35	5	85	55	U	117	75	u
16	Synchronous idle	SYN	CTRL-V	54	36	6	86	56	v	118	76	٧
17	End of xmit block	ETB	CTRL-W	55	37	7	87	57	w	119	77	w
18	Cancel	CAN	CTRL-X	56	38	8	88	58	х	120	78	×
19	End of medium	EM	CTRL-Y	57	39	9	89	59	Y	121	79	У
IA.	Substitute	SUB	CTRL-Z	58	ЗA	:	90	5A	Z	122	7A	z
LB.	Escape	ESC	CTRL-[59	38	;	91	58	[123	7B	{
LC	File separator	FS	CTRL-\	60	3C	<	92	5C	\	124	7C	1
LD	Group separator	GS	CTRL-]	61	3D	-	93	5D	1	125	7D	}
lE	Record separator	RS	CTRL-^	62	3E	>	94	5E	^	126	7E	~
IF	Unit separator	US	CTRL	63	ЗF	?	95	SF	-	127	7F	DEL
739000000000000000000000000000000000000	ABCDEF0123456789ABCDE	Bell Backspace Horizontal tab A Line feed B Vertical tab C Form feed D Carriage feed E Shift out F Shift in 0 Data line escape 1 Device control 1 2 Device control 1 2 Device control 2 3 Device control 3 4 Device control 4 5 Neg acknowledge 6 Synchronous idle 7 End of xmit block 8 Cancel 9 End of medium A Substitute 8 Escape C File separator D Group separator	Bell BEL Backspace BS Horizontal tab HT A. Line feed LF B. Vertical tab VT C. Form feed FF D. Carriage feed CR E. Shift out SO F. Shift in SI 0. Data line escape DLE 1. Device control 1 DC1 2. Device control 2 DC2 3. Device control 3 DC3 4. Device control 4 DC4 5. Neg acknowledge NAK 6. Synchronous idle SYN 7. End of xmit block ETB 8. Cancel CAN 9. End of medium EM A. Substitute SUB 8. Escape ESC C. File separator FS D. Group separator GS	Bell BEL CTRL-G Backspace BS CTRL-H Horizontal tab HT CTRL-I A Line feed LF CTRL-J B Vertical tab VT CTRL-K C Form feed FF CTRL-N E Shift out SO CTRL-N E Shift out SO CTRL-N F Shift out SO CTRL-P 1 Device control 1 DC1 CTRL-Q 2 Device control 2 DC2 CTRL-R 3 Device control 3 DC3 CTRL-V 6 Synchronous idle S'VN CTRL-V 7 End of xmit block ETB CTRL-X 9 End of medium EM CTRL-Z 8 Escape ESC CTRL-I 6 Substitute SUB CTRL-Z 9 End of medium EM CTRL-Z 9 End of medium EM CTRL-Y 0 Group separator FS	Bell BEL CTRL-G 39 Backspace BS CTRL-H 40 Horizontal tab HT CTRL-I 41 A Line feed LF CTRL-J 42 B Vertical tab VT CTRL-K 43 C Form feed FF CTRL-L 44 D Carriage feed CR CTRL-N 46 E Shift out SO CTRL-N 46 F Shift in SI CTRL-Q 47 0 Data line escape DLE CTRL-Q 49 2 Device control 1 DC1 CTRL-Q 49 2 Device control 2 DC2 CTRL-S 51 4 Device control 3 DC3 CTRL-V 53 4 Device control 4 DC4 CTRL-V 53 4 Device control 4 DC4 CTRL-V 54 5 Neg acknowledge NAK CTRL-V 54 6 Synchronous idle SYN CTRL-X 56 9 End of medium EM CTRL-Y 57 A Substitute SUB CTRL-Z 58 8 </td <td>BellBELCTRL-G3927BackspaceBSCTRL-H4028Horizontal tabHTCTRL-I4129ALine feedLFCTRL-J422ABVertical tabVTCTRL-K432BCForm feedFFCTRL-L442CDCarriage feedCRCTRL-N452DEShift outSOCTRL-O472FOData line escapeDLECTRL-Q49312Device control 1DC1CTRL-Q49312Device control 2DC2CTRL-S51334Device control 3DC3CTRL-V54367End of xmit blockETBCTRL-V54367End of mediumEMCTRL-Y5739ASubstituteSUBCTRL-Z583A9End of mediumEMCTRL-Y5739ASubstituteSUBCTRL-Z583A8EscapeESCCTRL-I5938CFile separatorFSCTRL-I603CDGroup separatorRSCTRL-I623E</td> <td>Bell BEL CTRL-G 39 27 ' Backspace BS CTRL-H 40 28 (Horizontal tab HT CTRL-I 41 29) A Line feed LF CTRL-J 42 2A * B Vertical tab VT CTRL-K 43 28 + C Form feed FF CTRL-K 43 28 + C Form feed CR CTRL-K 43 28 + C Form feed CR CTRL-K 43 28 + C Form feed CR CTRL-N 46 22 , D Carriage feed CR CTRL-N 46 22 , F Shift in SI CTRL-Q 49 31 1 1 Device control 1 DC1 CTRL-Q 49 31 1 12 Device control 2 DC2 CTRL-S 51 33 3 4 Device control 3</td> <td>Bell BEL CTRL-G 39 27 71 Backspace BS CTRL-H 40 28 (72 Horizontal tab HT CTRL-I 41 29) 73 A Line feed LF CTRL-I 41 29) 73 A Line feed LF CTRL-J 42 2A * 74 B Vertical tab VT CTRL-K 43 28 + 75 C Form feed FF CTRL-L 44 2C , 76 D Carriage feed CR CTRL-N 46 2E . 77 E Shift in SI CTRL-Q 49 31 1 81 2 Device control 1 DC1 CTRL-Q 49 31 1 81 2 Device control 2 DC2 CTRL-R 50 32 2 82 3</td> <td>Bell BEL CTRL-G 39 27 71 47 Backspace BS CTRL-H 40 28 (72 48 Horizontal tab HT CTRL-I 41 29) 73 49 A Line feed LF CTRL-I 41 29) 73 49 A Line feed LF CTRL-I 42 2A * 74 4A B Vertical tab VT CTRL-K 43 28 + 75 48 C Form feed FF CTRL-L 44 2C , 76 4C D Carriage feed CR CTRL-N 46 2E . 78 4E F Shift out SO CTRL-P 48 30 0 80 50 D Data line escape DLE CTRL-Q 49 31 1 81 51 2 Device control 1 DC1 CTRL-Q 49 31 1 81 51<td>Bell BEL CTRL-G 39 27 71 47 G Backspace BS CTRL-H 40 28 (72 48 H Horizontal tab HT CTRL-I 41 29) 73 49 I A Line feed LF CTRL-I 41 29) 73 49 I A Line feed LF CTRL-J 42 2A * 74 4A J B Vertical tab VT CTRL-K 43 28 + 75 48 K C Form feed FF CTRL-N 44 2C , 76 4C L D Carriage feed CR CTRL-N 46 2E . 77 4D M E Shift out SO CTRL-P 48 30 0 80 50 P D Data line escape DLE CTRL-P 48 30 0 80 50 P <</td><td>Bell BEL CTRL-G 39 27 71 47 G 103 Backspace BS CTRL-H 40 28 (72 48 H 104 Horizontal tab HT CTRL-I 41 29) 73 49 I 105 A Line feed LF CTRL-J 42 2A * 74 4A J 106 B Vertical tab VT CTRL-K 43 28 + 75 48 K 107 C Form feed FF CTRL-M 44 2C , 76 4C L 108 D Carriage feed CR CTRL-N 46 2E . 78 4E N 110 O Data line escape DLE CTRL-P 48 30 0 80 50 P 112 Device control 1 DC1 CTRL-Q 49</td><td>Bell BEL CTRL-G 39 27 71 47 G 103 67 Backspace BS CTRL-H 40 28 (72 48 H 104 68 Horizontal tab HT CTRL-I 41 29) 73 49 I 105 69 A Line feed LF CTRL-J 42 2A * 74 4A J 106 6A B Vertical tab VT CTRL-K 43 28 + 75 48 K 107 6B C Form feed FF CTRL-N 44 2C , 76 4C L 108 6C D Carriage feed CR CTRL-N 46 2E . 78 4E N 110 6E F Shift out SO CTRL-P 48 30 0 80 50 P 112 70 D evice control 1 DC1 CTRL-Q 49 31 1</td></td>	BellBELCTRL-G3927BackspaceBSCTRL-H4028Horizontal tabHTCTRL-I4129ALine feedLFCTRL-J422ABVertical tabVTCTRL-K432BCForm feedFFCTRL-L442CDCarriage feedCRCTRL-N452DEShift outSOCTRL-O472FOData line escapeDLECTRL-Q49312Device control 1DC1CTRL-Q49312Device control 2DC2CTRL-S51334Device control 3DC3CTRL-V54367End of xmit blockETBCTRL-V54367End of mediumEMCTRL-Y5739ASubstituteSUBCTRL-Z583A9End of mediumEMCTRL-Y5739ASubstituteSUBCTRL-Z583A8EscapeESCCTRL-I5938CFile separatorFSCTRL-I603CDGroup separatorRSCTRL-I623E	Bell BEL CTRL-G 39 27 ' Backspace BS CTRL-H 40 28 (Horizontal tab HT CTRL-I 41 29) A Line feed LF CTRL-J 42 2A * B Vertical tab VT CTRL-K 43 28 + C Form feed FF CTRL-K 43 28 + C Form feed CR CTRL-K 43 28 + C Form feed CR CTRL-K 43 28 + C Form feed CR CTRL-N 46 22 , D Carriage feed CR CTRL-N 46 22 , F Shift in SI CTRL-Q 49 31 1 1 Device control 1 DC1 CTRL-Q 49 31 1 12 Device control 2 DC2 CTRL-S 51 33 3 4 Device control 3	Bell BEL CTRL-G 39 27 71 Backspace BS CTRL-H 40 28 (72 Horizontal tab HT CTRL-I 41 29) 73 A Line feed LF CTRL-I 41 29) 73 A Line feed LF CTRL-J 42 2A * 74 B Vertical tab VT CTRL-K 43 28 + 75 C Form feed FF CTRL-L 44 2C , 76 D Carriage feed CR CTRL-N 46 2E . 77 E Shift in SI CTRL-Q 49 31 1 81 2 Device control 1 DC1 CTRL-Q 49 31 1 81 2 Device control 2 DC2 CTRL-R 50 32 2 82 3	Bell BEL CTRL-G 39 27 71 47 Backspace BS CTRL-H 40 28 (72 48 Horizontal tab HT CTRL-I 41 29) 73 49 A Line feed LF CTRL-I 41 29) 73 49 A Line feed LF CTRL-I 42 2A * 74 4A B Vertical tab VT CTRL-K 43 28 + 75 48 C Form feed FF CTRL-L 44 2C , 76 4C D Carriage feed CR CTRL-N 46 2E . 78 4E F Shift out SO CTRL-P 48 30 0 80 50 D Data line escape DLE CTRL-Q 49 31 1 81 51 2 Device control 1 DC1 CTRL-Q 49 31 1 81 51 <td>Bell BEL CTRL-G 39 27 71 47 G Backspace BS CTRL-H 40 28 (72 48 H Horizontal tab HT CTRL-I 41 29) 73 49 I A Line feed LF CTRL-I 41 29) 73 49 I A Line feed LF CTRL-J 42 2A * 74 4A J B Vertical tab VT CTRL-K 43 28 + 75 48 K C Form feed FF CTRL-N 44 2C , 76 4C L D Carriage feed CR CTRL-N 46 2E . 77 4D M E Shift out SO CTRL-P 48 30 0 80 50 P D Data line escape DLE CTRL-P 48 30 0 80 50 P <</td> <td>Bell BEL CTRL-G 39 27 71 47 G 103 Backspace BS CTRL-H 40 28 (72 48 H 104 Horizontal tab HT CTRL-I 41 29) 73 49 I 105 A Line feed LF CTRL-J 42 2A * 74 4A J 106 B Vertical tab VT CTRL-K 43 28 + 75 48 K 107 C Form feed FF CTRL-M 44 2C , 76 4C L 108 D Carriage feed CR CTRL-N 46 2E . 78 4E N 110 O Data line escape DLE CTRL-P 48 30 0 80 50 P 112 Device control 1 DC1 CTRL-Q 49</td> <td>Bell BEL CTRL-G 39 27 71 47 G 103 67 Backspace BS CTRL-H 40 28 (72 48 H 104 68 Horizontal tab HT CTRL-I 41 29) 73 49 I 105 69 A Line feed LF CTRL-J 42 2A * 74 4A J 106 6A B Vertical tab VT CTRL-K 43 28 + 75 48 K 107 6B C Form feed FF CTRL-N 44 2C , 76 4C L 108 6C D Carriage feed CR CTRL-N 46 2E . 78 4E N 110 6E F Shift out SO CTRL-P 48 30 0 80 50 P 112 70 D evice control 1 DC1 CTRL-Q 49 31 1</td>	Bell BEL CTRL-G 39 27 71 47 G Backspace BS CTRL-H 40 28 (72 48 H Horizontal tab HT CTRL-I 41 29) 73 49 I A Line feed LF CTRL-I 41 29) 73 49 I A Line feed LF CTRL-J 42 2A * 74 4A J B Vertical tab VT CTRL-K 43 28 + 75 48 K C Form feed FF CTRL-N 44 2C , 76 4C L D Carriage feed CR CTRL-N 46 2E . 77 4D M E Shift out SO CTRL-P 48 30 0 80 50 P D Data line escape DLE CTRL-P 48 30 0 80 50 P <	Bell BEL CTRL-G 39 27 71 47 G 103 Backspace BS CTRL-H 40 28 (72 48 H 104 Horizontal tab HT CTRL-I 41 29) 73 49 I 105 A Line feed LF CTRL-J 42 2A * 74 4A J 106 B Vertical tab VT CTRL-K 43 28 + 75 48 K 107 C Form feed FF CTRL-M 44 2C , 76 4C L 108 D Carriage feed CR CTRL-N 46 2E . 78 4E N 110 O Data line escape DLE CTRL-P 48 30 0 80 50 P 112 Device control 1 DC1 CTRL-Q 49	Bell BEL CTRL-G 39 27 71 47 G 103 67 Backspace BS CTRL-H 40 28 (72 48 H 104 68 Horizontal tab HT CTRL-I 41 29) 73 49 I 105 69 A Line feed LF CTRL-J 42 2A * 74 4A J 106 6A B Vertical tab VT CTRL-K 43 28 + 75 48 K 107 6B C Form feed FF CTRL-N 44 2C , 76 4C L 108 6C D Carriage feed CR CTRL-N 46 2E . 78 4E N 110 6E F Shift out SO CTRL-P 48 30 0 80 50 P 112 70 D evice control 1 DC1 CTRL-Q 49 31 1



QUESTION 1

Change the BCD code 100101111000 to its equivalent binary and octal number.

QUESTION 2

Solve the 8-bits addition of decimal number below using 2's complement.

QUESTION 3

Show TWO (2) arithmetic operations that can be performed by shift register with using original decimal number 22 for each operation.

QUESTION 4

.

Convert the decimal number 39 to its octal equivalent and binary number 1011000001010101 to its hexadecimal equivalent.



QUESTION 5

Carry out the addition for +4 and -6 in 8 bits by using 2's complement method.

QUESTION 6

Determine the decimal values 178 to binary and BCD equivalent.

QUESTION 7


Solve the 8-bits addition of decimal number below using 2's complement.


-66 + (-23)

QUESTION 8

.

Interpret the following ASCII message:






NOT GATE

THE NOT PERFORMS INVERTER OPERATION. THE NOR GATE PRODUCES A HIGH OUTPUT WHEN INPUT IS LOW BOOLEAN EXPRESSION X=A'

A	X

Input	Output
A	X
0	1
1	0

Example waveforms:









AND GATE

THE AND GATE PRODUCES A HIGH OUTPUT WHEN ALL INPUTS ARE HIGH: OTHERWISE, THE OUTPUT IS LOW.BOOLEAN EXPRESSION X = A.B OR X=AB




Inputs	Output
A B	Х
0 0	0
0 1	0
1 0	0
1 1	1

Example waveforms:




NAND GATE


THE NAND GATE PRODUCES A LOW OUTPUT WHEN ALL INPUTS ARE HIGH: OTHERWISE, THE OUTPUT IS HIGH.BOOLEAN EXPRESSION X = (A.B)' OR X=(AB)'



Inp	uts	Output
A	В	Х
0	0	1
0	1	1
1	0	1
1	1	0


Example waveforms:






OR GATE.

THE OR GATE PRODUCES A HIGH OUTPUT IF ANY INPUT IS HIGH. BOOLEAN EXPRESSION X=A + B






Example waveforms:

٠


.

.




XOR GATE

THE XOR GATE PRODUCES A HIGH OUTPUT WHEN ONE INPUTS IS HIGH: OTHERWISE, THE OUTPUT IS LOW.BOOLEAN EXPRESSION X = A'B + AB'



Inputs	Output
A B	Х
0 0	0
0 1	1
1 0	1
1 1	0


Example waveforms:





NOR GATE —

THE NOR GATE PRODUCES A HIGH OUTPUT IF ALL INPUTS ARE LOW. BOOLEAN EXPRESSION X= (A+B)'




Inp	uts	Output
A	В	Х
0	0	1
0	1	0
1	0	0
1	1	0

Example waveforms:

.


.

.




XNOR GATE

THE XNOR GATE PRODUCES A HIGH OUTPUT WHEN ALL INPUTS ARE SAME LOGIC LEVEL: OTHERWISE, THE OUTPUT IS LOW.BOOLEAN EXPRESSION X = A'B' + AB



Inputs	Output
A B	Х
0 0	1
0 1	0
1 0	0
1 1	1


Example waveforms:




TOPIC 2: BOOLEAN ALGEBRA




NAND GATES CAN BE USED TO PRODUCE THE OTHER BASIC BOOLEAN FUNCTION




NOT GATE



AND GATE







.

.

٠

.

.



BOOLEAN ADDITION


The addition operation of Boolean Algebra is similar to the OR operation. The OR Operation is used to calculate the sum term, without using AND operation.

The examples of 'Sum Term' A+B, A+B', A+B+C'. The value of the Sum Term is true when one or more literals are true and false when all the literals are false.

BOOLEAN MULTIPLICATION

The multiplication operation of Boolean Algebra is similar to the AND operation. The AND Operation is used to calculate the product, without using OR operation.

The examples of 'Product Term' AB, ABC ABCD. The value of the product term is true when all the literals are true and false when any one of the literal is false.



COMMUTATIVE LAW

This law states that the order of the variables doesn't matter at all. The OR and the addition operation are similar. The commutative law of multiplication is written as

AB = BA


This can be illustrated with equivalent circuits

$$\begin{array}{c} A \\ B \\ \end{array} \\ \end{array} \\ -A.B \\ \equiv \\ A \\ \end{array} \\ \begin{array}{c} B \\ \end{array} \\ -B.A \\ \end{array} \\ \end{array}$$

The Commutative Law of addition is written as

A + B = B + A

This can be illustrated with equivalent circuits



TOPIC 2: BOOLEAN ALGEBRA




ASSOCIATIVE LAW

This law states that the operation can be performed in any order when the variables priority is same. The associative law of multiplication is written as

A(BC) = (AB)C


This can be illustrated with equivalent circuits




The associative law of addition is written as

A + (B + C) = (A + B) + C

This can be illustrated with equivalent circuits






DISTRIBUTIVE LAW

This law is the factoring law. A common variable can be factored from an expression just as in ordinary algebra. That is

AB + AC = A(B + C)

This can be illustrated with equivalent circuits









RULES OF BOOLEAN ALGEBRA

The rule are used in manipulating and simplifying boolean expressions.

Rule 1: A + 0 = A




Rule 2: (A + 1) = 1






Rule 3: (A.0) = 0



Rule 4: (A.1) = A (A.1)=A A=0Y=0 A=1Y=1Y=1

Rule 5: (A + A) = A


(A+A)=A




TOPIC 2: BOOLEAN ALGEBRA




Rule 6: (A + A') = 1



Rule 7: (A.A) = A




Rule 8: (A.A') = 0





Rule 9: A = (A')'




Rule 10: (A + AB) = A

A + AB = A(1 + B)A + AB = A.1A + AB = A

Factoring (distributive law)

Rule 2: (1 + B)= 1

Rule 4: A .1 = A





Rule 11: A + AB = A + B

A + AB = (A + AB) + ABA+AB=(AA+AB)+ABA+AB=AA +AB +AA +AB A+AB=(A+A)(A+B)A+AB= 1.(A + B) A+AB=A + B

Rule 10: A = A + AB


Rule 7: A = AA


Rule 8: adding AA = 0

Factoring

Rule 6: A + A = 1

Rule 4: drop the 1





٠


.



Rule 12: (A + B)(A + C) = A + BC

(A + B)(A + C) = AA + AC + AB + BC (A + B)(A + C) = A + AC + AB + BC (A + B)(A + C) = A(1 + C) + AB + BC (A + B)(A + C) = A.1 + AB + BC (A + B)(A + C) = A(1 + B) + BC (A + B)(A + C) = A.1 + BC(A + B)(A + C) = A + BC

+ BC Distributive law BC Rule 7: AA = A + BC Rule 2: 1 + C = 1 Factoring (distributive law) Rule 2: 1 + B = 1 Rule 4: A .1 = A



٠

.




FIRST THEOREM

The complement of a product of variables is equal to the sum of the complemented variables

$\overline{AB} = \overline{A} + \overline{B}$

This can be illustrated with equivalent circuits




SECOND THEOREM

The complement of a sum of variables is equal to the product of the complemented variables

$\overline{A+B} = \overline{A} \cdot \overline{B}$

This can be illustrated with equivalent circuits



SUM OF PRODUCT (SOP)

An expression is in SOP form when two or more product terms are summed as in the following examples:

A'B'C' + AB ABC' + C'D' CD + E'

PRODUCT OF SUM (POS)

An expression is in POS form when two or more sum terms are multiplied as in the following examples:

(A+B)(A'+C) (A+B+C')(B+D) (A'+B)C




KARNAUGH MAPS


The Karnaugh map (K-map) is a tool for simplifying combinational logic with 3 or 4 wariables.

For 3 variables, 8 cells are required (23). The map shown is for three variables labeled A,B and C. Each cell represents one possible product term.

Each cell differs from an adjacent cell by only one variable.



Cells are usually labeled using 0's and 1's to represent the variable and its complement.



The numbers are entered in gray code, to force adjacent cells to be different by only one variable.

ones are reas as the true variable and zeros are read as the complemented variable.


.

KARNAUGH MAPS


Alternatively, cells can be labeled with the variable letters. This makes it simple to read, but it takes more time preparing the map

Example Read the terms for the yellow cells

The cells are A'BC' and AB'C



K-maps can simplify combinational logic by grouping cells and eliminating variables that change. Group the 1's on the map and read the minimum logic




- 1. Group the 1's into two overlapping groups as indicated.
- 2. Read each group by eliminating any variable that changes across a boundary.
- 3. The vertical group is read A'C'.
- 4. The horizontal group is read A'B

.


 $X = \overline{A}\overline{C} + \overline{A}\overline{B}$

KARNAUGH MAPS

A 4 variables map has an adjacent cell on each of its four boundaries as shown. Each cell is different only by one variable from an adjacent cell.



Group the 1's on the map and read the minimum logic




- 1. Group the 1's into two separate groups as indicated.
- 2. Read each group by eliminating any variable that changes across a boundary.
- 3. The upper (yellow) group is read as A'D'.
- 4. The lower (green) group is read as AD.

X = AD + AD



QUESTION 1

Write the truth table for Boolean expression for the figure below.



QUESTION 2

Simplify this expression using Boolean Algebra technique and construct simplified equation in logic circuit.

AB + A(B+C)+B(B+C)

QUESTION 3

Use a Karnaugh Map to find the minimum POS for this expression A'B'C' + AB'C'+A'BC'+ABC'



TOPIC 2: BOOLEAN ALGEBRA



QUESTION 4

Refer to the truth table in Table 1, write logic expression Sum of Product (SOP) for the output. Simplified the output expression by using Karnaugh map and sketch the simplified combination logic circuit.


A	В	С	D	Y	
0	0	0	0	0	
0	0	0	1	0	
0	0	1	0	0	
0	0	1	1	1	
0	1	0	0	0	
0	1	0	1	1	
0	1	1	0	0	
0	1	1	1	1	
1	0	0	0	0	
1	0	0	1	0	
1	0	1	0	0	
1	0	1	1	0	
1	1	0	0	1	
1	1	0	1	1	
1	1	1	0	0	
1	1	1	1	1	
	Table 1/Jadual 1				
			6		
			רייק וו		

.

٠

.

.



LOGIC CIRCUITS

Logic circuits are classified into two groups:


- 1. Combinational logic circuits
- 2. Sequential logic circuits

COMBINATIONAL LOGIC CIRCUITS

Whose output is a function of only the present input. The basic building block of combinational circuits is the logic gate. For example AND gates, OR gates, inverters and etc.

SEQUENTIAL LOGIC CIRCUITS


Sequential circuits refer to the combinational logic circuits that consist of input variables and logic gates along with the output variable. For example, flip-flops, counter, register, clocks and etc.



DEFINITION OF FLIP-FLOPS

- A flip-flop is a type of circuit that can store and recall a single bit of information.
- A flip-flop is not a specific device but rather a term used to describe a group of sequential logic circuits. These circuits made up of digital logic gates and other components, can be created using different electronic elements like transistors, integrated circuits (ICs), or programmable logic devices (PLDs).

TYPES OF FLIP-FLOPS




TOPIC 3; FLIP-FLOPS

RS/SR FLIP-FLOP

The RS / SR Flip-Flop is also known as the gated or clocked SR latch. The clocked SR latch or SR flip-flop temporarily stores or holds the information until it is needed in digital circuits

RS/SR Flip-Flop (Reset/Set). Set/Clear. Most basic flip flop can be made by cross coupling NAND or NOR gates Activating Set and Reset is invalid

SYMBOL, LOGIC CIRCUIT AND TRUTH TABLE



State	S	R	Q	Q	Description
Set	1	0	0	1	Set Q » 1
	1	1	0	1	No change
Reset	0	1	1	0	Reset Q » 0
	1	1	1	0	No change
Invalid	0	0	1	1	Invalid Condition
	and the second se	1			


c) Truth Table


X

TYPES OF SR FLIP-FLOPS

- 1. Active high sr (sr nor gate)
- 2. Active low sr (sr nor gate)
- 3. Clocked sr

SR ACTIVE HIGH:SYMBOL, LOGIC CIRCUIT AND TRUTH TABLE






a) Symbol


b) Logic Circuit

S	R	Q	Q'	COMMENT
0	0	NC	NC	NO CHANGE (HOLD)
0	1	0	1	RESET (Q = 0)
1	0	1	0	SET (Q = 1)
1	1	0	0	INVALID

c) Truth Table

SR ACTIVE LOW: SYMBOL, LOGIC CIRCUIT AND TRUTH TABLE





a) Symbol

b) Logic Circuit


S	R	Q	Q'	COMMENT
0	0	1	1	INVALID
0	1	1	0	SET (Q = 1)
1	0	0	1	RESET (Q = 0)
1	1	NC	NC	NO CHANGE


c) Truth Table

CLOCKED SR

The output is changed (i.e. the stored data is changed) only when you give an active clock signal.

CLOCKED SR: SYMBOL, LOGIC CIRCUIT AND TRUTH TABLE





a) Symbol

b) Logic Circuit


S	R	CLK	Q
0	0	\uparrow	NO CHANGE (HOLD)
1	0	\uparrow	SET (Q=1)
0	1	\uparrow	RESET (Q=0)
1	1	\uparrow	INVALID

c) Truth Table

EDGE TRIGGERED


1.POSITIVE EDGE-TRIGGERED FLIP-FLOP

The type of edge-triggered flip-flop whose output changes its state only on the rising edge (edge that goes from low to high) of the clock pulse is called a positive edge-triggered flip-flop. The positive edge triggered flip flop is also called a rising edge-triggered flip-flop.




2. NEGATIVE EDGE-TRIGGERED FLIP-FLOP

The type of edge-triggered flip flop whose output changes its state only on the falling edge (edge that goes from high to low) of the clock pulse is called a negative edge-triggered flip-flop. The negative edge triggered flip flop is also known as a falling edge-triggered flip-flop.



EXAMPLE:


Determine the Q and Q' output for the SR flip-flop active High (SR NOR gate). Assuming that the flip-flop is initially RESET.



JK FLIP-FLOP

JK Flip Flop is one of the most used flip-flops in digital circuits. The universal flip flop has two inputs, 'J' and 'K.' The JK Flip Flop is a gated SR Flip-Flop with a clock input circuitry that prevents the illegal or invalid output when both inputs S and R are equal to logic level "1."

JK FLIP-FLOP: SYMBOL, LOGIC CIRCUIT AND TRUTH TABLE



	Inputs			puts	
J	Κ	CLK	Q	Q	Comments
0	0	t	Q	\overline{Q}_{0}	No change
0	1	Ť	0	1	RESET
1	0	†	1	0	SET
1	1	t	\overline{Q}_0	Q_0	Toggle

c) Truth Table

JK FLIP-FLOP: ASYNCHRONOUS /OVERRIDES INPUTS

Asynchronous Inputs a.k.a. Override Inputs operate independent of the control and clock inputs.


The PRESET and CLEAR inputs of the JK Flip-Flop are asynchronous, which means that they will have an immediate effect on the Q and Q' outputs regardless of the state of the clock and / or the J and K inputs.

CLEAR

Active-low override Q=0 overrides all other inputs

PRESET

Active-low override Q=1 overrides all other inputs




PRE	CLR	Q*
1	1	No effect; FF can respond to J, K, and CLK
1	0	Q=0 independent of synchronous inputs
0	1	Q=0 independent of synchronous inputs Q=1 independent of synchronous inputs
0	0	Ambiguous (not used)

*CLK can be in any state

64

Mode of Operation		Inp	outs			<u>Outputs</u>
	PRE	CLR	CLK	J	К	Q Q'
Asynchronous set	0	1	Х	Х	Х	1 0
Asynchronous reset	1	0	Х	Х	Х	0 1
Prohibited	0	0	Х	Х	Х	1 1
Hold	1	1		0	0	No Change
Reset	1	1		0	1	0 1
Set	1	1		1	0	1 0
Toggle	1	1		1	1	Toggle
X = Irrelevant						
= H-to-L transition of clock pulse						


JK FLIP-FLOP TIMING DIAGRAM WITH PRESET AND CLEAR



TOPIC 3; FLIP-FLOPS

D FLIP-FLOP

D flip-flop or Data flip flop is a type of flip Flop that has only one data input that is 'D' and one clock pulse input with two outputs Q and Q bar. This Flip Flop is also called a delay flip flop because when the input data is provided into the d flip-flop, the output follows the input data delay by one clock pulse.



1. PARALLEL DATA TRANSFER





Figure 3.13 shows the parallel transfer of 8 bits of data from the X Register to the Y Register upon application of an enabling transfer pulse.

Clearly, parallel data transfer is faster than serial data transfer, but serial transfer has the advantages of requiring less hardware. These registers are made up of D flip-flops, which can serve as memory locations.

The information in the X Register is intact after the transfer to the Y Register, so this process shows a possible scenario for accessing digital information stored in memory.

T FLIP-FLOP

T flip flop or to be precise it is known as Toggle Flip Flop, because it can able to toggle its output depending upon on the input. T here stands for Toggle. Toggle basically indicates that the bit will be flipped i.e, either from 1 to 0 or from 0 to 1. Here, clock pulse is supplied to operate this flop flop, hence it is clocked flip flop.




Τ	CLK	Q(t+1)	Comments
0	1	Q(t)	No change
1	↑	Q(t)'	Toggle

c) Truth Table


APPLICATION OF T FLIP-FLOP

1. FREQUENCY DIVIDER



Frequency division, toggle mode flip-flops are used in a chain as a divide by two counter. One flip-flop will divide the clock, fin by 2, two flip-flops will divide fin by 4 (and so on). One benefit of using toggle flip-flops for frequency division is that the output at any point has an exact 50% duty cycle.

The final output clock signal will have a frequency value equal to the input clock frequency divided by the MOD number of the counter. Such circuits are known as "divideby-n" counters. Counters can be formed by connecting individual flip-flops together and are classified according to the way they are clocked.



Asynchronous Counters can be made from Toggle or Dtype flip-flops. They are called asynchronous counters because the clock input of the flip-flops are not all driven by the same clock signal.

Each output in the chain depends on a change in state from the previous flip-flops output. Asynchronous counters are sometimes called ripple counters because the data appears to "ripple" from the output of one flip-flop to the input of the next. They can be implemented using "divide-by-n" circuits.



QUESTION 1

Complete the Table 3.2 below for the output and mode of operation for JK flip-flop.

IN	PUT	BEFOR	BEFORE CLOCK		AFTER CLOCK	
J	K	Qn	Qn'	Qn+1	Qn+1'	MODE
0	1	1	0			
1	0	0	1			SET
1	1			0	1	TOGGLE
0	0	0	1			
1	1	0	1			
0	1	1	0		p J	

٠


.

.



QUESTION 2

Based on Figure 3.16, sketch the output Q and Q' for gated JK flip-flop with positive edge triggered. (Assume the initial output Qo=1).



QUESTION 3

By using a suitable diagram explain the operation of the JK flip-flop with Preset (PRE) and Clear (CLR).



TOPIC 3: FLIP-FLOPS

REVIEW QUESTION

QUESTION 4

State the output for T flip-flop as given in Table 3.3 below.

Ø

INPUT	BEFORI	BEFORE CLOCK		AFTER CLOCK		
Т	Qn	Qn'	Qn+1	Qn+1'		
1	1	0				
0	0	1	0	1		
1	0		1	0		
1	1	0				
0		1	0	1		

Та	abl	e	3.	3
	~ ~ -	-	•••	•

٠


.


.



QUESTION 5

State the output for T flip-flop as given in Table 3.3 below.





QUESTION 6

Draw the logic circuit and truth table of a clocked SR flipflop.



REFERENCE

Electrical4U. (2020). JK Flip Flop: What is it? (Truth Table & Timing Diagram)<u>Electrical4U</u> Retrieved September 15, 2023, from <u>https://www.electrical4u.com/jk-flip-flop/</u>

Codeforwin. (2017). C Program to Convert Binary to Hexadecimal Number System. Retrieved September 10, 2023, from <u>https://codeforwin.org/c-programming/</u> <u>c-program-to-convert-binary-to-hexadecimal-number</u> <u>-system</u>

Gundala, R. C Program to Convert Hexadecimal to Binary Number System. Computer Programming Language. Retrieved September 12, 2023, from <u>https://www.cprogramcoding.com/p/box-sizing-border</u> <u>-box 730.html</u>

ByJu's. 2023. Hex to Decimal. Retrieved September 12, 2023, from <u>https://byjus.com/maths/hex-to-decimal/</u>

Dheeraj, A. (2020, January 20). JK Flip-Flop Explained in Detail. Retrieved September 19, 2023, from <u>https://dcaclab.com/blog/j-k-flip-flop-explained-in-detail/</u>



DIGITAL ELECTRON I C S

e ISBN 978-629-7514-21-5



POLITEKNIK TUANKU SYED SIRAJUDDIN

(online)

